Abstract. GFSK modulation is an wireless communication standard for the purpose of Automatic Meter Reading (AMR) in smart grid. This paper presents the implementation of GFSK digital receiver based on CORDIC algorithm. The receiver is made up of the frequency offset estimation, frequency compensation, bit synchronization and demodulation modules. The digital receiver is equipped with two identical baseband signal processing branches, in which a large carrier frequency offset can be accommodated.
Introduction
With the increasing popularity of smart grid, it requires more reliable communications for smart meters. A wireless transceiver with a high sensitivity is favored to accommodate the heavy attenuation caused by building floors. Considering the application environment, a low date rate with high sensitivity is preferred. However, the carrier frequency offset (CFO) is more pronounced in a low data rate case, especially the CFO may be up to ten times of bit rate. In such a case, the performance of GFSK receivers is challenging unless the CFO would be compensated and the signal would be matched filtered [2, 3] . This paper presents a GFSK receiver architecture which is made up of CFO estimation/compensation, bit synchronization and demodulation modules. The digital part of the receiver is equipped with two identical baseband signal processing branches, in which a large CFO can be accommodated. It should be noted that the CORDIC algorithm can be involved in the CFO estimation and the CFO compensation. Furthermore, the demodulation can be implemented in phase domain which is based on CORDIC as well.
In Section 2, the CORDIC algorithm is briefly reviewed. The GFSK digital receiver architecture is detailed in Section 3. Conclusions are provided in Section 4.
CORDIC Algorithm Principles
CORDIC (for COordinate Rotation DIgital Computer) [1, 4] is a simple and efficient algorithm to calculate hyperbolic and trigonometric functions, typically converging with one bit per iteration. The algorithm is only consisted of basic addition and shift operation. The CORDIC algorithm can solve a lot of heavy computation tasks, such as calculation of trigonometric, real and complex multiplications, division, square-root calculation. It should be noted that no multiplications/division operations are involved in CORDIC algorithm. It has two basic operation modes: the rotation mode and the vector mode.
1)
Rotation mode: Assuming (,) is the initial vector on the Cartesian coordinates, is the angle to be rotated, then after n iterations of CORDIC rotation, the following equations arrived:
Where is the scaling factor, and (,) is the vector after rotation 2) Vector mode: In vector mode, the final output is the value if the initial is set to zero.
GFSK Digital Receiver Architecture
In general, the RF GFSK signal passed RF front end and is mixed to intermediate-frequency (IF). The IF signal passed an anti-alias filter and then passed analog-to-digital converter. The IF digital signal is then mixed to baseband by applying phase rotation and low pass filtering. The GFSK digital receiver architecture is shown in Fig. 1 . It is consisted of two identical branches, which are to accommodate the potential large frequency offset in low bit rate case. The digital baseband signal is firstly compensated by a pre-defined frequency, and then passes through a low filter to narrow the noise bandwidth. This will improve the accuracy of the following CFO estimations. It should be noted the pre-defined frequency is in opposite sign for the upper and lower branch. The final output is selected by the selection module.
Pre-compensation Module
In general, the CFO causes the receiver bandwidth enlarged as the receiver bandwidth must be greater than the sum of CFO and the GFSK signal bandwidth. The enlarged bandwidth will involve more noise and will degrade the CFO estimation accuracy and the receiver performance either. If a pre-assumed CFO is compensated and the signal passed a narrower filter, then it would be expected the CFO accuracy will be improved. As the CFO is unknown, two pre-assumed CFO are adopted as one for positive CFO and one for negative. This leads to the architecture with two signal processing branches.
The pre-compensation module includes a pre-defined CFO compensation module and a FIR filter, the principle of compensation is explained in the following equation.
Y= xin*exp(-j*2**n*Ts)
Where Xin is the quadrature baseband input signal, δf is the pre-defined CFO. It is obvious that it can be implemented via the rotation mode of the CORDIC algorithm. As classic CORDIC can only have support of -99.799.7 (degree), pre-processing is necessary. This is shown as the following steps: If , then ; (3) After the aforementioned two steps, -π <θ <π, then a) Applying CORDIC rotation directly, if it belongs to the 1 st or 4 th quadrant b) Pre-rotate and then applying CORDIC rotation, otherwise After the pre-defined CFO compensation, a low pass filter is followed to remove out-band noise.
Frequency Offset Estimation and Compensation
The CFO estimation is based on the preamble, which is in the form of {101010…}. Firstly, the preamble is detected, then the CFO is estimated based on the following operations: n), Where is the N-point FFT of the phase difference of the neighbored samples. It can be noted that Φ [0] is the CFO ∆w. Therefore, the CFO is estimated as the following:
Once CFO estimation is available, CFO compensation applies to the input signal, in which rotation mode of CORDIC is involved. Then the following matched filter removes out-band noise and improves performance significantly.
Phase Difference
As the bit information modulates the signal frequency, it is straightforward to demodulate in phase domain. After signal passes the matched filter, the phase difference between neighbored samples is calculated. It is implemented via the vector mode of CORDIC. For the same reason, pre-processing is necessary to cover the phase range . For the quadrature I/Q signal, the calculation takes the following steps:
(1) First, I take the absolute value while its sign is preserved. (2) CORDIC iterative calculation to calculate the phase φ; (3) If the phase φ is negative and the sign of I is negative, then φ = -π -φ;
If the phase φ is positive, and the sign of I is negative, then φ = π -φ; If the sign of I is positive, no further action is required. Fig. 2 shows the phase difference between neighbored samples for preambles. The left half is the phase difference before the CFO compensation and the matched filter, and obviously the signal is quite noisy. The right half is the phase difference after passing through the CFO compensation and the matched filter, and the sequence {101010…} is nearly observable. 
DC Component Estimation
In general, because of noise, there is still remained frequency offset even after the CFO compensation. To improve the performance further, direct-current (DC) component is estimated and removed from the phase difference. The DC estimation is based on the average of phase differences for preambles.
Data Recovery and Clock Synchronization
Clock synchronization is based on a counter. The counter adds a fixed number at each sampling clock. Whenever it is greater than the maximum counter number, it is wrapped and an impulse is generated. The impulse is corresponding to the bit synchronization clock. The bit synchronization clock will trigger the accumulation of the phase difference between sampling clock. The sum is sent to the bit judgment module which is based on the sign of the sum. It should be noted that whenever the sign of the phase difference changed, i.e. crossing zero, the current counter value is an error signal, and applies to the counter via a proportional-integral controller. This controller will keep symbol clock being acquired and being tracked.
Conclusion
This paper presents a GFSK digital receiver. CORDIC algorithm is involved for the purpose of CFO estimation, CFO compensation and demodulation in phase domain. The digital receiver is equipped with two identical baseband signal processing branches, in which a large carrier frequency offset can be accommodated. The digital receiver is described by Verilog and verified by FPGA. Fig. 3 shows the BER performance for the case of 10kbps GFSK signal. 
